



TITLE: CIRCUIT AND METHOD FOR A FOLDED BIT LINE MEMORY CELL WITH VERTICAL TRANSISTOR AND TRENCH CAPACITOR

INVENTORS NAME: Wendell P. Noble Jr. et al.

SERIAL NO.: 09/551,027 2/16






FIG. 2

O E JOJO TO TENDERS

TITLE: CIRCUIT AND METHOD FOR A FOLDED BIT LINE MEMORY CELL

WITH VERTICAL TRANSISTOR AND TRENCH CAPACITOR INVENTORS NAME: Wendell P. Noble Jr. et al.

SERIAL NO.: 09/551,027

REPLACEMENT SHEET






FIG. 3





SERIAL NO.: 09/551,027 4/16






FIG. 5A

OF THE SCHOOL SOLED TO THE

TITLE: CIRCUIT AND METHOD FOR A FOLDED BIT LINE MEMORY CELL WITH VERTICAL TRANSISTOR AND TRENCH CAPACITOR INVENTORS NAME: Wendell P. Noble Jr. et al. SERIAL NO.: 09/551,027




FIG. 5B





SERIAL NO.: 09/551,027 6/16





FIG. 5C






TITLE: CIRCUIT AND METHOD FOR A FOLDED BIT LINE MEMORY CELL WITH VERTICAL TRANSISTOR AND TRENCH CAPACITOR


WITH VERTICAL TRANSISTOR AND TRENCH CAPACITOR INVENTORS NAME: Wendell P. Noble Jr. et al.

SERIAL NO.: 09/551,027 **8/16**





SERIAL NO.: 09/551,027 9/16








FIG. 5G

SERIAL NO.: 09/551,027 11/16




FIG. 5H






FIG. 5I






FIG. 5J



SERIAL NO.: 09/551,027




FIG. 5K



SERIAL NO.: 09/551,027 15/16




FIG. 5L



SERIAL NO.: 09/551,027




FIG. 5M